

**AMENDMENTS TO THE CLAIMS:**

Please cancel claims 2, 4, 15, 17, 27-42, 44 and 45, without prejudice, and amend claims 1, 5-12, 14, 18-25 and 43 as shown below.

This listing of claims will replace all prior versions and listings of claims in the Application:

**Claim 1 (currently amended):** An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; and a scanning line driver for applying said scanning signals to said scanning lines; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage

HAYES SOLOWAY P.C.  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

between said second gate electrode and said second source electrode, and said pixel display element has a first electrode and a second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second drain electrode, said second source electrode is connected to said first electrode, and said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second source electrode to said first electrode; and wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and

a plurality of resetting signal lines to which resetting signals are applied; and a resetting signal line driver for applying said resetting signals to said resetting signal lines; wherein said pixel has a resetting transistor having a third drain electrode, a third source electrode, and a third gate electrode, and a parasitic capacitor is formed between said first electrode and said second electrode; wherein said third drain electrode/said third source electrode is connected to said second source electrode, said third source electrode/said third drain electrode is connected to said second power line, said third gate electrode is connected to said resetting signal line, and said resetting transistor performs on/off control of a conduction state between said second source electrode and said second power line based on said resetting signal; and wherein said control means turns on said resetting transistor thereby to discharge said holding capacitor and said parasitic capacitor, and thereafter turns on said

selection transistor.

**Claim 2 (cancelled).**

**Claim 3 (currently amended):** The image display apparatus according to claim [[2]] 1, wherein said scanning signals are applied to said scanning lines in a preset sequence.

**Claim 4 (cancelled).**

**Claim 5 (currently amended):** ~~The image display apparatus according to claim 2, further comprising:~~ An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; and a scanning line driver for applying said scanning signals to said scanning lines; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a

HAYES SOLOWAY P.C.  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and said pixel display element has a first electrode and a second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second drain electrode, said second source electrode is connected to said first electrode, and said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second source electrode to said first electrode; and wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and

a plurality of resetting signal lines to which resetting signals are applied; and a resetting signal line driver for applying said resetting signals to said resetting signal lines; wherein said pixel has a resetting transistor having a third drain electrode, a third source electrode, and a third gate electrode, and a parasitic capacitor is formed between said first electrode and said second electrode; wherein said third drain electrode/said third source electrode is connected to said second source electrode, said third source electrode/said third drain electrode is connected to said first power line, said third gate electrode is connected to said reset signal line, and said resetting transistor performs on/off control of a conduction state between said second source electrode and said first power line based on said resetting signal; and wherein said control means turns on said resetting transistor thereby to discharge said

holding capacitor and said parasitic capacitor, and thereafter turns on said selection transistor.

**Claim 6 (currently amended):** ~~The image display apparatus according to claim 2,~~ An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; and a scanning line driver for applying said scanning signals to said scanning lines; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and said pixel display element has a first electrode and a second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain

electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal;  
wherein said first power line is connected to said second drain electrode, said second source electrode is connected to said first electrode, and said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second source electrode to said first electrode; and wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor, wherein said pixel display element has a parasitic capacitor between said first electrode and said second electrode; and wherein said controller turns on said resetting transistor and supplies a resetting signal voltage from said signal line thereby to discharge said holding capacitor and said parasitic capacitor, and thereafter writes said gradation pixel data from said signal line in said holding capacitor.

**Claim 7 (currently amended):** ~~The image display apparatus according to claim 2, further comprising~~ An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a

frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; and a scanning line driver for applying said scanning signals to said scanning lines; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and said pixel display element has a first electrode and a second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second drain electrode, said second source electrode is connected to said first electrode, and said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second source electrode to said first electrode; and wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and

a power supply circuit for supplying a first power voltage and a second power voltage respectively for said first power line and said second power line to said display panel; wherein said pixel display element has a parasitic capacitor between said first electrode and said second electrode; and wherein said controller sets said first power voltage to a resetting signal voltage thereby to discharge said holding capacitor and said parasitic capacitor, and thereafter turns on said selection transistor thereby to write said gradation pixel data from said signal line in said holding capacitor.

**Claim 8 (currently amended):** ~~The image display apparatus according to claim 1, further comprising:~~ An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines;

a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal;

a scanning line driver for applying said scanning signals to said scanning lines; and

a control line driver for applying said control line drive signals to said control lines;

wherein said pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal;

wherein said first power line is connected to said second source electrode, said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said second gate electrode, said third source electrode/said third drain electrode is connected to said second drain electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a conduction state between said second gate electrode and said second drain electrode based on said control line drive signal: wherein said second power line is connected to said second

electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and wherein said controller turns on said selection transistor and turns off said control transistor thereby to write said gradation pixel data from said signal line in said holding capacitor, turns off said selection transistor and turns on said control transistor thereby to discharge charges of said gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time, and thereafter turns off said control transistor thereby to float said second gate electrode to hold the charges of said gradation pixel data stored in said holding capacitor.

**Claim 9 (currently amended):** ~~The image display apparatus according to claim 1, further comprising:~~ An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel

being positioned at each of points of intersection between said signal lines and said scanning lines;

a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal;

a scanning line driver for applying said scanning signals to said scanning lines; and

a control line driver for applying said control line drive signals to said control lines;

wherein said pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said second gate electrode, said third source electrode/said third drain electrode is connected to said second drain electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a

conduction state between said second gate electrode and said first drain electrode based on said control line drive signal: wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and wherein said controller turns on said selection transistor and turns on said control transistor thereby to write said gradation pixel data from said signal line in said holding capacitor, turns off said selection transistor and turns on said control transistor thereby to discharge charges of said gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time, and thereafter turns off said control transistor thereby to float said second gate electrode to hold the charges of said gradation pixel data stored in said holding capacitor.

**Claim 10 (currently amended):** ~~The image display apparatus according to claim 1, further comprising:~~ An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are

applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines;

a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal;

a scanning line driver for applying said scanning signals to said scanning lines; and

a control line driver for applying said control line drive signals to said control lines;

wherein said pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second drain electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second drain electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said second gate electrode, said third source electrode/said third drain electrode is connected to said second drain electrode, said third gate electrode is

connected to said control line, and said control transistor performs on/off control of a conduction state between said second gate electrode and said second drain electrode based on said control line drive signal; wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and wherein said controller turns on said selection transistor and turns on said control transistor thereby to write said gradation pixel data from said signal line in said holding capacitor, turns off said selection transistor and turns on said control transistor thereby to discharge charges of said gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time, and thereafter turns off said control transistor thereby to float said second gate electrode to hold the charges of said gradation pixel data stored in said holding capacitor.

**Claim 11 (currently amended):** ~~The image display apparatus according to claim 1, further comprising:~~ An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines;

a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal;

a scanning line driver for applying said scanning signals to said scanning lines; and

a control line driver for applying said control line drive signals to said control lines;

wherein each pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode, and an input drive transistor having a fourth drain electrode, a fourth source electrode, and a fourth gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said third drain electrode/said third source electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said third drain electrode/said third source electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive

transistor passes a first output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said first source electrode/said first drain electrode, said third source electrode/said third drain electrode is connected to said second gate electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a conduction state between said first source electrode/said first drain electrode and said second gate electrode based on said control line drive signal; wherein said first power line is connected to said fourth source electrode, said fourth drain electrode is connected to said first source electrode/said first drain electrode, said fourth gate electrode is connected to said second gate electrode, said input drive transistor passes a second output current controlled based on a voltage between said fourth source electrode and said fourth gate electrode from said fourth source electrode to said fourth drain electrode; wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said first output current of said drive transistor; and wherein said controller turns on said selection transistor and turns on said control transistor thereby to write said gradation pixel data from said signal line in said holding capacitor, turns off said selection transistor and turns on said control transistor thereby to discharge charges of said gradation pixel data written in said holding capacitor through said input drive transistor for a predetermined time, and thereafter turns off said control transistor thereby to float said second gate electrode to hold the charges of said gradation pixel data stored in said holding capacitor.

**Claim 12 (currently amended):** ~~The image display apparatus according to claim 1, further comprising:~~ An image display apparatus comprising:

**HAYES SOLOWAY P.C.**  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor;

a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines;

a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal:

a scanning line driver for applying said scanning signals to said scanning lines; and

a control line driver for applying said control line drive signals to said control lines;

wherein said pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode, and an input drive transistor having a fourth drain electrode, a fourth source electrode, and a fourth gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate

electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said third drain electrode/said third source electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said third drain electrode/said third source electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive transistor passes a first output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said first source electrode/said first drain electrode and said fourth gate electrode, said third source electrode/said third drain electrode is connected to said second gate electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a conduction state between said first source electrode/said first drain electrode and said second gate electrode based on said control line drive signal; wherein said first power line is connected to said fourth source electrode, said fourth drain electrode is connected to said first source electrode/said first drain electrode, said fourth gate electrode is connected to said fourth drain electrode, said input drive transistor passes a second output current controlled based on a voltage between said fourth source electrode and said fourth gate electrode from said fourth source electrode to said fourth drain electrode; wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said first output current

**HAYES SOLOWAY P.C.**  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

of said drive transistor; and wherein said controller turns on said selection transistor and turns on said control transistor thereby to write said gradation pixel data from said signal line in said holding capacitor, turns off said selection transistor and turns on said control transistor thereby to discharge charges of said gradation pixel data written in said holding capacitor through said input drive transistor for a predetermined time, and thereafter turns off said control transistor thereby to float said second gate electrode to hold the charges of said gradation pixel data stored in said holding capacitor.

**Claim 13 (original):** The image display apparatus according to claim 1, wherein said pixel display element comprises an organic electroluminescence element.

**Claim 14 (currently amended):** A control method for an image display apparatus including a pixel having a drive transistor and a pixel display element which are connected in series between a first power line and a second power line, a holding capacitor connected to a gate electrode of said drive transistor, and a selection transistor connected between a signal line and the gate electrode of said drive transistor, comprising: a pixel data writing step of turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line; a discharging step of discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time and after said discharging step, a pixel data holding step of floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor,

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned

HAYES SOLOWAY P.C.  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; and a scanning line driver for applying said scanning signals to said scanning lines; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and said pixel display element has a first electrode and a second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second drain electrode, said second source electrode is connected to said first electrode, and said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second source electrode to said first electrode; and wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor

wherein said image display apparatus further includes: a plurality of resetting signal lines to which resetting signals are applied; and a resetting signal line driver for applying said resetting signals to said resetting signal lines; wherein each pixel has a resetting transistor having a third drain electrode, a third source electrode, and a third gate electrode, and a parasitic capacitor is formed between said first electrode and said second electrode; wherein said third drain electrode/said third source electrode is connected to said second source

electrode, said third source electrode/said third drain electrode is connected to said second power line, said third gate electrode is connected to said reset signal line, and said resetting transistor performs on/off control of a conduction state between said second source electrode and said second power line based on said resetting signal; and wherein said control method further comprises an additional discharging step of turning on said resetting transistor thereby to discharge said holding capacitor and said parasitic capacitor before said pixel data writing step; and wherein said selection transistor is turned off in said pixel data holding step to float said second gate electrode.

**Claim 15 (cancelled).**

**Claim 17 (cancelled).**

**Claim 16 (currently amended):** The control method according to claim ~~[[15]]~~ 14, wherein said scanning signals are applied to said scanning lines in a preset sequence.

**Claim 18 (currently amended):** ~~The control method according to claim 15, A control method for an image display apparatus including a pixel having a drive transistor and a pixel display element which are connected in series between a first power line and a second power line, a holding capacitor connected to a gate electrode of said drive transistor, and a selection transistor connected between a signal line and the gate electrode of said drive transistor, comprising: a pixel data writing step of turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line; a discharging step of discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time and after said discharging step, a pixel data holding step of floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor,~~

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; and a scanning line driver for applying said scanning signals to said scanning lines; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and said pixel display element has a first electrode and a second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second drain electrode, said second source electrode is connected to said first electrode, and said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second source electrode to said first electrode; and wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor,

wherein said image display apparatus includes: a plurality of resetting signal lines to which resetting signals are applied; and a resetting signal line driver for applying said resetting signals to said resetting signal lines; wherein each pixel has a resetting transistor

HAYES SOLOWAY P.C.  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

having a third drain electrode, a third source electrode, and a third gate electrode, and a parasitic capacitor is formed between said first electrode and said second electrode; wherein said third drain electrode/said third source electrode is connected to said second source electrode, said third source electrode/said third drain electrode is connected to said first power line, said third gate electrode is connected to said resetting signal line, and said resetting transistor performs on/off control of a conduction state between said second source electrode and said first power line based on said resetting signal; and wherein said control method further comprises an additional discharging step of turning on said resetting transistor thereby to discharge said holding capacitor and said parasitic capacitor before said pixel data writing step; and wherein said selection transistor is turned off in said pixel data holding step to float said second gate electrode.

**Claim 19 (currently amended):** ~~The control method according to claim 15,~~ A control method for an image display apparatus including a pixel having a drive transistor and a pixel display element which are connected in series between a first power line and a second power line, a holding capacitor connected to a gate electrode of said drive transistor, and a selection transistor connected between a signal line and the gate electrode of said drive transistor, comprising: a pixel data writing step of turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line; a discharging step of discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time and after said discharging step, a pixel data holding step of floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor,

HAYES SOLOWAY P.C.  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; and a scanning line driver for applying said scanning signals to said scanning lines; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and said pixel display element has a first electrode and a second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second drain electrode, said second source electrode is connected to said first electrode, and said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second source electrode to said first electrode; and wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor,

wherein said pixel display element has a parasitic capacitor between said first electrode and said second electrode; and wherein said control method further comprises an additional discharging step of turning on said selection transistor and supplying a resetting

signal voltage from said signal line thereby to discharge said holding capacitor and said parasitic capacitor before said pixel data writing step; and wherein said selection transistor is turned off in said pixel data holding step to float said second gate electrode.

**Claim 20 (currently amended):** ~~The control method according to claim 15;~~ A control method for an image display apparatus including a pixel having a drive transistor and a pixel display element which are connected in series between a first power line and a second power line, a holding capacitor connected to a gate electrode of said drive transistor, and a selection transistor connected between a signal line and the gate electrode of said drive transistor, comprising: a pixel data writing step of turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line; a discharging step of discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time and after said discharging step, a pixel data holding step of floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor,

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; and a scanning line driver for applying said scanning signals to said scanning lines; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate

electrode and said second source electrode, and said pixel display element has a first electrode and a second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said second gate electrode, said first gate electrode is connected to said scanning line, said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second drain electrode, said second source electrode is connected to said first electrode, and said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second source electrode to said first electrode; and wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor,

wherein said image display apparatus further includes a power supply circuit for supplying a first power voltage and a second power voltage respectively for said first power line and said second power line to said display panel; wherein said pixel display element has a parasitic capacitor between said first electrode and said second electrode; and wherein said control method further comprises an additional discharging step of setting said first power voltage to a resetting signal voltage thereby to discharge said holding capacitor and said parasitic capacitor before said pixel data writing step; and wherein said selection transistor is turned off in said pixel data holding step to float said second gate electrode.

**Claim 21 (currently amended):** ~~The control method according to claim 14,~~ A control method for an image display apparatus including a pixel having a drive transistor and a pixel display element which are connected in series between a first power line and a second power line, a holding capacitor connected to a gate electrode of said drive transistor, and a selection

transistor connected between a signal line and the gate electrode of said drive transistor,  
comprising: a pixel data writing step of turning on said selection transistor thereby to write  
gradation pixel data in said holding capacitor from said signal line; a discharging step of  
discharging charges of the gradation pixel data written in said holding capacitor through said  
drive transistor for a predetermined time less than a frame time and after said discharging  
step, a pixel data holding step of floating the gate electrode of said drive transistor thereby to  
hold the charges of the gradation pixel data stored in said holding capacitor,

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; a scanning line driver for applying said scanning signals to said scanning lines; and a control line driver for applying said control line drive signals to said control lines; wherein said pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said

second gate electrode, said first gate electrode is connected to said scanning line, and said selection transistor, performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said second gate electrode, said third source electrode/said third drain electrode is connected to said second drain electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a conduction state between said second gate electrode and said second drain electrode based on said control line drive signal; wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and wherein said selection transistor is turned on and said control transistor is turned off thereby to write said gradation pixel data from said signal line in said holding capacitor in said pixel data writing step; said selection transistor is turned off and said control transistor is turned on thereby to discharge charges of said gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time in said discharging step; and said control transistor is turned off thereby to float said second gate electrode in said pixel data holding step.

**Claim 22 (currently amended):** ~~The control method according to claim 14,~~ A control method for an image display apparatus including a pixel having a drive transistor and a pixel display element which are connected in series between a first power line and a second power line, a holding capacitor connected to a gate electrode of said drive transistor, and a selection

HAYES SOLOWAY P.C.  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

transistor connected between a signal line and the gate electrode of said drive transistor,  
comprising: a pixel data writing step of turning on said selection transistor thereby to write  
gradation pixel data in said holding capacitor from said signal line; a discharging step of  
discharging charges of the gradation pixel data written in said holding capacitor through said  
drive transistor for a predetermined time less than a frame time and after said discharging  
step, a pixel data holding step of floating the gate electrode of said drive transistor thereby to  
hold the charges of the gradation pixel data stored in said holding capacitor,

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; a scanning line driver for applying said scanning signals to said scanning lines; and a control line driver for applying said control line drive signals to said control lines; wherein said pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said

second gate electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second gate electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said second gate electrode, said third source electrode/said third drain electrode is connected to said second drain electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a conduction state between said second gate electrode and said first drain electrode based on said control line drive signal; wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and wherein said selection transistor is turned on and said control transistor is turned on thereby to write said gradation pixel data from said signal line in said holding capacitor in said pixel data writing step; said selection transistor is turned off and said control transistor is turned on thereby to discharge charges of said gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time in said discharging step; said control transistor is turned off thereby to float said second gate electrode in said pixel data holding step.

**Claim 23 (currently amended):** ~~The control method according to claim 14,~~ A control method for an image display apparatus including a pixel having a drive transistor and a pixel display element which are connected in series between a first power line and a second power line, a holding capacitor connected to a gate electrode of said drive transistor, and a selection

**HAYES SOLOWAY P.C.**  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

transistor connected between a signal line and the gate electrode of said drive transistor,  
comprising: a pixel data writing step of turning on said selection transistor thereby to write  
gradation pixel data in said holding capacitor from said signal line; a discharging step of  
discharging charges of the gradation pixel data written in said holding capacitor through said  
drive transistor for a predetermined time less than a frame time and after said discharging  
step, a pixel data holding step of floating the gate electrode of said drive transistor thereby to  
hold the charges of the gradation pixel data stored in said holding capacitor,

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; a scanning line driver for applying said scanning signals to said scanning lines; and a control line driver for applying said control line drive signals to said control lines; wherein said pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said

second drain electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said second drain electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive transistor passes an output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said second gate electrode, said third source electrode/said third drain electrode is connected to said second drain electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a conduction state between said second gate electrode and said second drain electrode based on said control line drive signal; wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said output current of said drive transistor; and wherein said selection transistor is turned on and said control transistor is turned on thereby to write said gradation pixel data from said signal line in said holding capacitor in said pixel data writing step; said selection transistor is turned off and said control transistor is turned on thereby to discharge charges of said gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time in said discharging step; and said control transistor is turned off thereby to float said second gate electrode in said pixel data holding step.

**Claim 24 (currently amended):** ~~The control method according to claim 14,~~ A control method for an image display apparatus including a pixel having a drive transistor and a pixel display element which are connected in series between a first power line and a second power line, a holding capacitor connected to a gate electrode of said drive transistor, and a selection

HAYES SOLOWAY P.C.  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

transistor connected between a signal line and the gate electrode of said drive transistor,  
comprising: a pixel data writing step of turning on said selection transistor thereby to write  
gradation pixel data in said holding capacitor from said signal line; a discharging step of  
discharging charges of the gradation pixel data written in said holding capacitor through said  
drive transistor for a predetermined time less than a frame time and after said discharging  
step, a pixel data holding step of floating the gate electrode of said drive transistor thereby to  
hold the charges of the gradation pixel data stored in said holding capacitor,

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; a scanning line driver for applying said scanning signals to said scanning lines; and a control line driver for applying said control line drive signals to said control lines; wherein said pixel has a control transistor having a third drain electrode, a third source electrode, and a third gate electrode, and an input drive transistor having a fourth drain electrode, a fourth source electrode, and a fourth gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source

electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said third drain electrode/said third source electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said third drain electrode/said third source electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive transistor passes a first output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said first source electrode/said first drain electrode, said third source electrode/said third drain electrode is connected to said second gate electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a conduction state between said first source electrode/said first drain electrode and said second gate electrode based on said control line drive signal; wherein said first power line is connected to said fourth source electrode, said fourth drain electrode is connected to said first source electrode/said first drain electrode, said fourth gate electrode is connected to said second gate electrode, said input drive transistor passes a second output current controlled based on a voltage between said fourth source electrode and said fourth gate electrode from said fourth source electrode to said fourth drain electrode; wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said first output current of said drive transistor; and wherein said selection transistor is turned on and said control transistor is turned on thereby to write said gradation pixel data from said signal line in said holding capacitor in said pixel data writing step; said selection transistor is turned off and said control transistor is turned on thereby to discharge charges of said

gradation pixel data written in said holding capacitor through said input drive transistor for a predetermined time in said discharging step; and said control transistor is turned off thereby to float said second gate electrode in said pixel data holding step.

**Claim 25 (currently amended):** ~~The control method according to claim 13;~~ An image display apparatus comprising:

a pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data stored in said holding capacitor,

wherein said display element comprises an organic electroluminescence element; and

wherein said image display apparatus further includes: a display panel having a plurality of signal lines to which corresponding gradation pixel data are applied, a plurality of control lines to which control line drive signals are applied, and a plurality of scanning lines to which scanning signals are applied, said pixel being positioned at each of points of intersection between said signal lines and said scanning lines; a signal line driver for applying said gradation pixel data to said signal lines based on a pixel input signal; a scanning line driver for applying said scanning signals to said scanning lines; and a control line driver for applying said control line drive signals to said control lines; wherein said pixel has a control

transistor having a third drain electrode, a third source electrode, and a third gate electrode, and an input drive transistor having a fourth drain electrode, a fourth source electrode, and a fourth gate electrode; wherein said selection transistor has a first drain electrode, a first source electrode, and a first gate electrode, said drive transistor has a second drain electrode, a second source electrode, and a second gate electrode, said holding capacitor holds a voltage between said second gate electrode and said second source electrode, and each pixel display element has a first electrode, a second electrode, and a parasitic capacitor between said first electrode and said second electrode; wherein said first drain electrode/said first source electrode is connected to said signal line, said first source electrode/said first drain electrode is connected to said third drain electrode/said third source electrode, said first gate electrode is connected to said scanning line, and said selection transistor performs on/off control of a conduction state between said signal line and said third drain electrode/said third source electrode based on said scanning signal; wherein said first power line is connected to said second source electrode, said drive transistor passes a first output current controlled based on a voltage held by said holding capacitor from said second drain electrode to said first electrode; wherein said third drain electrode/said third source electrode is connected to said first source electrode/said first drain electrode and said fourth gate electrode, said third source electrode/said third drain electrode is connected to said second gate electrode, said third gate electrode is connected to said control line, and said control transistor performs on/off control of a conduction state between said first source electrode/said first drain electrode and said second gate electrode based on said control line drive signal; wherein said first power line is connected to said fourth source electrode, said fourth drain electrode is connected to said first source electrode/said first drain electrode, said fourth gate electrode is connected to said

fourth drain electrode, said input drive transistor passes a second output current controlled based on a voltage between said fourth source electrode and said fourth gate electrode from said fourth source electrode to said fourth drain electrode; wherein said second power line is connected to said second electrode, and said pixel display element displays a pixel at a gradation based on said first output current of said drive transistor; and wherein said selection transistor is turned on and said control transistor is turned on thereby to write said gradation pixel data from said signal line in said holding capacitor in said pixel data writing step; said selection transistor is turned off and said control transistor is turned on thereby to discharge charges of said gradation pixel data written in said holding capacitor through said input drive transistor for a predetermined time in said discharging step; and said control transistor is turned off thereby to float said second gate electrode in said pixel data holding step.

**Claim 26 (original):** The control method according to claim 14, wherein said pixel display element comprises an organic electroluminescence element.

**Claims 27-42 (cancelled).**

**Claim 43 (currently amended):** ~~The image display apparatus of claim 1, further comprising~~  
An image display apparatus comprising: pixel having a drive transistor and a pixel display element which are electrically connected in series between a first power line and a second power line, a holding capacitor electrically connected to a gate electrode of said drive transistor, and a selection transistor electrically connected between a signal line and the gate electrode of said drive transistor; and a controller for turning on said selection transistor thereby to write gradation pixel data in said holding capacitor from said signal line, discharging charges of the gradation pixel data written in said holding capacitor through said drive transistor for a predetermined time less than a frame time, and thereafter floating the

gate electrode of said drive transistor thereby to hold the charges of the gradation pixel data  
stored in said holding capacitor

a resetting transistor having a drain electrode connected to a node between the drive transistor and the pixel display element, a source electrode connected to one of the first power line and the second power line, and a gate electrode connected to a resetting signal line.

**Claims 44-45 (cancelled).**

**HAYES SOLOWAY P.C.**  
3450 E. SUNRISE DRIVE  
SUITE 140  
TUCSON, AZ 85718  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567